ChipsThe story, in brief

AMD DGF Tech Offers Massive Increase In Geometry In Ray Traced Games With Future RDNA GPUs, Achieves Up To 30% Compression With Current GPUs - Wccftech

AMD's DGF SuperCompression cuts geometry data by 22%—unlocking 30% performance gains in ray-traced games without waiting for new hardware.

Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

AMD's DGF SuperCompression is a GPU infrastructure optimization that reduces the computational overhead of ray tracing by compressing geometry data. For GPU makers and game developers, this means better performance on current hardware and a clearer roadmap for future RDNA architectures—directly relevant to the competitive GPU compute landscape.

The key facts

10 to know
  1. DGF SuperCompression achieves up to 22% geometry file size reduction

  2. Up to 30% performance compression gains possible with current GPUs

  3. Future RDNA GPUs will offer 'massive increase' in geometry handling

  4. Technology targets ray-traced and path-traced gaming workloads

  5. Published May 9, 2026

  6. AMD DGF SuperCompression achieves up to 30% geometry compression on current GPUs

  7. 22% geometry file size reduction reported across sources

  8. Technology enables massive geometry increases in ray-traced games with future RDNA GPUs

  9. Accelerates path tracing performance by reducing geometric data overhead

  10. Applicable to current generation hardware with future-proofing for next-gen RDNA

Go to the source

Reuters Technologynews.google.com

Publisher excerpt: AMD DGF Tech Offers Massive Increase In Geometry In Ray Traced Games With Future RDNA GPUs, Achieves Up To 30% Compression With Current GPUs Wccftech AMD's DGF SuperCompression Shrinks Geometry File Size by 22% TechPowerUp AMD's new DGF SuperCompression will accelerate Path Tracing performance in…
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Google Adds Cycle-Level Kernel Profiling to XProf

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

InfoQ AI/ML
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology