ChipsThe story, in brief

AMD expects DDR5 prices to take around two years to return to normal - VideoCardz.com

Two years. That's how long AMD says DDR5 prices will stay inflated as AI infrastructure devours the global memory supply.

Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

AI's insatiable compute hunger is creating a hardware bottleneck that extends far beyond data centers—starving consumer PC builders and inflating memory costs economy-wide. This signals a structural supply crunch that could reshape hardware markets through 2028.

The key facts

8 to know
  1. DDR5 prices expected to remain elevated until ~2028

  2. AI boom cited as primary cause of consumer memory supply strangulation

  3. Supply chain impact spans data center and consumer PC markets

  4. Two-year timeline suggests sustained high demand for AI infrastructure

  5. DDR5 prices expected to normalize by 2028 (~2 years out)

  6. AI boom cited as primary driver of memory supply constraints

  7. Consumer PC market experiencing pricing pressure from data center memory allocation

  8. AMD public statement on infrastructure supply chain friction

Go to the source

Reuters Technologynews.google.com

Publisher excerpt: AMD expects DDR5 prices to take around two years to return to normal VideoCardz.com AMD Warns DDR5 Prices Won’t Return To Normal Until 2028, As AI Boom Strangles Consumer Memory Supply Wccftech PC builders are in for a rude awakening with RAM prices Android Headlines AMD head hopes DDR5 supply will…
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Google Adds Cycle-Level Kernel Profiling to XProf

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

InfoQ AI/ML
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology