k
keynews.ai
keynews.ai
ChipsThe story, in brief

AMD Ryzen AI MAX+ 495 “Gorgon Halo” Leak Smokes Strix Halo by 10%, Packs 192GB Memory and Radeon 8065S - Wccftech

192GB. AMD's next Ryzen AI chip just leaked with 10% performance gains and enterprise memory specs that change the compute game.

Reporting by Reuters Technology 1 min brief
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

AMD's Ryzen AI MAX+ 495 represents a significant step in on-device AI compute capability, with leaked specs showing memory and GPU performance gains that matter for enterprise AI workloads and edge deployment.

The key facts

7 to know

  1. Ryzen AI MAX+ 495 'Gorgon Halo' codename

  2. 10% performance improvement vs Strix Halo

  3. 192GB memory capacity

  4. Radeon 8065S integrated GPU

  5. June 2026 launch window for Ryzen AI Halo Mini-PC

  6. New Linux driver release indicates imminent availability

  7. AMD stock rallied on leak confirmation

Go to the source

Reuters Technologynews.google.com

Publisher excerpt: AMD Ryzen AI MAX+ 495 “Gorgon Halo” Leak Smokes Strix Halo by 10%, Packs 192GB Memory and Radeon 8065S Wccftech AMD Ryzen AI Halo Mini-PC to Arrive in June TechPowerUp AMD Ryzen AI Max+ PRO 495 leaks out, features Radeon 8065S iGPU and 192GB memory VideoCardz.com AMD Introducing New Linux Driver…
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Google Adds Cycle-Level Kernel Profiling to XProf

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

InfoQ AI/ML
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology