ChipsThe story, in brief

D-Wave opens quantum computing gate-model simulator beta program

D-Wave's gate-model simulator enters beta. Error correction on superconducting qubits just became testable.

Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

D-Wave is shifting from annealing-only to dual-rail gate-model quantum computing, now offering a simulator for error-aware program development. Practitioners can test error-correction strategies before hardware access, but the simulator's fidelity relative to real hardware and pricing remain undisclosed.

The key facts

10 to know
  1. D-Wave launches gate-model quantum computing simulator in beta

  2. Built on dual-rail superconducting gate-model technology with error detection and correction design

  3. Allows customers to test error-aware programs before hardware deployment

  4. No pricing, availability timeline, or fidelity benchmarks disclosed

  5. No comparison to competing quantum simulators (IBM, IonQ, Pasqal) provided

  6. D-Wave quantum gate-model simulator launched in beta

  7. Dual-rail superconducting technology with error detection/correction focus

  8. Customers can test error-aware programs in beta

  9. No pricing, availability timeline, or performance benchmarks disclosed

  10. No comparison to competing gate-model simulators or quantum platforms provided

Go to the source

SiliconAnglesiliconangle.com

Publisher excerpt: D-Wave Quantum Inc., a commercial supplier of quantum computing hardware and software, today announced the launch of its gate-model quantum computing simulator program in beta test mode, allowing customers to test error-aware programs. The simulator is built around D-Wave’s dual-rail…
Read original report
Back to today's editionMore chips news

Keep reading

Related stories

More from Chips