ChipsThe story, in brief

Google Adds Cycle-Level Kernel Profiling to XProf

Google's XProf just got cycle-level visibility into TPU kernels. For practitioners optimizing AI workloads on TPU, this closes a debugging blind spot.

Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

The key facts

8 to know
  1. Google adds Kernel Profiling suite to XProf open-source profiler

  2. Enables cycle-level visibility into custom Pallas kernels

  3. Previously kernels appeared as opaque blocks in trace captures

  4. Reduces blind spots in TPU workload optimization

  5. Google XProf adds cycle-level kernel profiling

  6. Pallas custom kernels now visible at granular level (previously opaque blocks in traces)

  7. Open-source TPU profiler enhancement

  8. Enables developer optimization of TPU utilization

Go to the source

InfoQ AI/MLinfoq.com

Publisher excerpt: Google has added a Kernel Profiling suite to XProf. This is its open-source profiler for TPU workloads. Now, developers can see cycle-level details in custom Pallas kernels. Before, these kernels appeared as single opaque blocks in trace captures. By Claudio Masolo
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

Qualcomm releases Android chip built for AI as memory shortage weighs on smartphone market

Qualcomm is positioning on-device AI as a differentiation play amid smartphone market headwinds. The chip release signals how AI is reshaping mobile silicon strategy — but the broader market contraction undercuts the addressable opportunity.

CNBC Technology