ChipsThe story, in brief

IBM says new sub-nanometer architecture paves the way for the next decade of chip design

Sub-nanometer chips are coming. IBM just proved the physics works—and that changes everything about AI compute for the next decade.

Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

IBM's breakthrough in sub-nanometer transistor architecture directly impacts AI infrastructure scaling. Smaller, denser chips mean higher compute density per watt—critical for training and inference at scale, and a direct counter to current GPU bottlenecks.

The key facts

5 to know
  1. IBM unveils first sub-one-nanometer chip technology

  2. New architecture called 'nanostack' designed for 0.7-nanometer (7-angstrom) process

  3. Positioned as foundational for next decade of semiconductor development

  4. Moves chip design toward atomic-level precision

  5. Published June 25, 2026

Go to the source

SiliconAnglesiliconangle.com

Publisher excerpt: IBM Corp. today unveiled what it says is the world’s first sub-one-nanometer chip technology, a research breakthrough that it said will fuel the next 10 years of semiconductor development and pave the way to atomic-level chip design. The new technology is based on a transistor architecture IBM…
Read original report
Back to today's editionMore chips news

Keep reading

Related stories

More from Chips