k
keynews.ai
keynews.ai
ChipsThe story, in brief

Intel Serpent Lake SoCs To Feature NVIDIA RTX GPU Tile, Next-Gen P-Core uArch is Copper Shark - Wccftech

Intel + Nvidia just announced a GPU partnership. Here's why it matters for AI chip wars.

Reporting by Reuters Technology 1 min brief
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

Intel's Serpent Lake architecture integrating Nvidia RTX GPU tiles signals a major shift in AI chip strategy—moving away from exclusive in-house solutions toward collaborative heterogeneous designs that could reshape enterprise AI deployments.

The key facts

8 to know

  1. Intel Serpent Lake SoCs to integrate Nvidia RTX GPU tile

  2. Launch timeline: 2028/2029

  3. Next-gen P-Core microarchitecture codenamed 'Copper Shark'

  4. Represents Intel-Nvidia collaboration in CPU-GPU tile integration

  5. Serpent Lake SoCs to feature Nvidia RTX GPU tiles

  6. Next-gen P-Core architecture codenamed Copper Shark

  7. Represents Intel-Nvidia collaboration on integrated AI acceleration

  8. Status: Rumor/leak—not officially confirmed by Intel or Nvidia

Go to the source

Reuters Technologynews.google.com

Publisher excerpt: Intel Serpent Lake SoCs To Feature NVIDIA RTX GPU Tile, Next-Gen P-Core uArch is Copper Shark Wccftech Intel “Serpent Lake” CPUs to integrate Nvidia graphics in 2028/2029 OC3D Intel Serpent Lake chips may feature Nvidia GeForce RTX GPU tiles Club386 Intel Serpent Lake rumored to feature Nvidia RTX…
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Google Adds Cycle-Level Kernel Profiling to XProf

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

InfoQ AI/ML
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology