k
keynews.ai
keynews.ai
ChipsThe story, in brief

Massive Intel Nova Lake leak reveals multiple chips with copious amounts of cache - Notebookcheck

288MB of cache. Intel's Nova Lake just changed the gaming CPU game—and AMD should be worried.

Reporting by Reuters Technology 1 min brief
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

Intel's upcoming Nova Lake processors reportedly feature significantly more cache than AMD's current flagship X3D chips, signaling a major architectural shift in consumer CPU design that could reshape gaming and workstation performance hierarchies.

The key facts

5 to know

  1. Intel Core Ultra 400D/400DX 'Nova Lake-S' SKUs feature up to 288MB of cache

  2. Nova Lake cache reportedly 38% more than AMD Ryzen 9950X3D2

  3. Midrange 16-core CPU variant with 12 Xe3P iGPU cores in development

  4. Leak source: multiple hardware news outlets (VideoCardz, Wccftech, Tom's Hardware, ExtremeTech)

  5. Published April 19, 2026 — timing suggests pre-launch leak phase

Go to the source

Reuters Technologynews.google.com

Publisher excerpt: Massive Intel Nova Lake leak reveals multiple chips with copious amounts of cache Notebookcheck Intel Core Ultra 400D/400DX "Nova Lake-S" SKUs to feature up to 288MB of cache VideoCardz.com Intel’s Answer to AMD X3D Leaked: Nova Lake “bLLC” CPUs Pack Up To 38% More Cache Than Ryzen 9950X3D2…
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Google Adds Cycle-Level Kernel Profiling to XProf

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

InfoQ AI/ML
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology