ChipsThe story, in brief

Nvidia Partners with Chip Software Maker to Close Sim-to-Real Gap

Nvidia + Cadence just solved robotics' biggest problem: training data that actually works in the real world.

Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

Nvidia's expanded partnership with Cadence targets the sim-to-real gap—a critical bottleneck in robotics AI. Better training accuracy and simulation-to-hardware transfer directly impact deployment speed and cost for enterprises building autonomous systems.

The key facts

10 to know
  1. Nvidia-Cadence expanded partnership

  2. Focus: sim-to-real gap for robot training

  3. Goal: improve accuracy of robot training data

  4. New AI offerings for engineers

  5. Robotics/autonomous systems implications

  6. Expanded partnership between NVIDIA and Cadence Design Systems

  7. Focus: improving accuracy of robot training data through sim-to-real transfer

  8. Building AI offerings for chip/software engineers

  9. Addresses robotics/embodied AI training bottleneck

  10. Play to control inference hardware + simulation software ecosystem

Go to the source

AI Businessaibusiness.com

Publisher excerpt: The expanded deal with Cadence aims to improve the accuracy of robot training data and build out AI offerings for engineers.
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Google Adds Cycle-Level Kernel Profiling to XProf

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

InfoQ AI/ML
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology