ChipsThe story, in brief

Presentation: Compiling Workflows into Databases: The Architecture That Shouldn't Work (But Does)

Database as orchestrator. DBOS Transact ditches distributed systems overhead—fault-tolerant AI workflows run on standard tables.

Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

As AI workloads scale, infrastructure choices define operational cost and reliability. DBOS Transact demonstrates how to leverage existing database primitives for durable, low-latency AI execution without managing separate orchestration layers—a strategic shift for teams building production agents and multi-step workflows.

The key facts

10 to know
  1. DBOS Transact uses standard database tables + SKIP LOCKED queues for workflow orchestration

  2. Eliminates need for external orchestrators (reduces operational complexity)

  3. Achieves fault tolerance and minimal latency without distributed systems overhead

  4. Targets AI workflows and complex durable execution patterns

  5. Presented by DBOS team at InfoQ (infrastructure/architecture audience)

  6. DBOS Transact architecture uses standard database tables for workflow management

  7. SKIP LOCKED queues for fault-tolerant execution

  8. Eliminates need for external orchestrators (reduces operational overhead)

  9. Minimal latency approach to durable AI workflow execution

  10. Leverages existing database infrastructure rather than separate distributed systems

Go to the source

InfoQ AI/MLinfoq.com

Publisher excerpt: Jeremy Edberg & Qian Li discuss why external orchestrators decrease reliability and how to use your existing database for durable execution. They share how DBOS Transact uses standard tables, SKIP LOCKED queues, and unique primary keys to manage complex, fault-tolerant AI workflows with minimal…
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Google Adds Cycle-Level Kernel Profiling to XProf

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

InfoQ AI/ML
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology