ChipsThe story, in brief

Presentation: From Fab To Token - The State Of The Market

How semiconductor constraints are reshaping AI software architecture—from fab yields to token economics.

Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
The infrastructure powering AI.AI illustration by KeyNews
The KeyNews take

Why it matters

A deep look at the physical and economic constraints driving AI infrastructure decisions: where GPU scaling hits limits, how data-center expansion is bottlenecked, and what it means for model inference costs.

The key facts

10 to know
  1. Speaker: Jordan Nanos (SemiAnalysis research)

  2. Topics: semiconductor constraints, data-center expansion, networking bottlenecks

  3. Focus: GPU scaling performance, chip fab yields, tokenomics impact on inference

  4. Source: InfoQ presentation (educational/technical deep-dive format)

  5. Date: August 2026

  6. Source: SemiAnalysis research on semiconductor constraints

  7. Topics: GPU scaling, benchmark performance, networking bottlenecks

  8. Scope: chip fab through model inference token economics

  9. Speaker: Jordan Nanos

  10. Format: presentation (likely recorded or slidedeck-based, lower depth than written analysis)

Go to the source

InfoQ AI/MLinfoq.com

Publisher excerpt: Jordan Nanos discusses how semiconductor constraints, data center expansion, and networking bottlenecks impact AI software architecture. Drawing from SemiAnalysis research, he shares insights on benchmark performance, GPU scaling, and tokenomics from chip fab to model inference. By Jordan Nanos
Read original report
Back to today's editionMore chips news

Keep reading

Related stories

More from Chips