ChipsThe story, in brief

TSMC’s 2nm Supply Crunch Is Forcing Smartphone Makers to Reserve Top Chipsets for ‘Ultra’ Models Only, as DRAM Shortage Piles On - Wccftech

TSMC's 2nm crunch is reshaping smartphone chipset allocation. Ultra flagships get priority. Everyone else waits.

Illustration of a transparent lens revealing connected networks across layers of paper.
Exploring the next frontier of AI research.AI illustration by KeyNews
The KeyNews take

Why it matters

Supply constraints on advanced node capacity are forcing OEMs to tier their product roadmaps, signaling broader capacity limits in AI chip manufacturing as demand outpaces foundry output.

The key facts

10 to know
  1. TSMC 2nm supply crunch affecting smartphone OEM allocation

  2. Top chipsets being reserved exclusively for 'Ultra' flagship models

  3. Concurrent DRAM shortage compounding component scarcity

  4. Smartphone manufacturers considering pauses on high-end model launches

  5. Indicates foundry capacity constraints rippling across consumer electronics and AI infrastructure

  6. TSMC 2nm supply crunch forcing smartphone makers to reserve top chipsets for Ultra models only

  7. Phone manufacturers reportedly considering pausing high-end Ultra models

  8. Concurrent DRAM shortage piling on additional supply pressure

  9. Next-generation Android Ultra flagships may not launch as planned

  10. Vivo X300 Ultra potentially the brand's last Ultra flagship due to chip constraints

Go to the source

Reuters Technologynews.google.com

Publisher excerpt: TSMC’s 2nm Supply Crunch Is Forcing Smartphone Makers to Reserve Top Chipsets for ‘Ultra’ Models Only, as DRAM Shortage Piles On Wccftech Phone manufacturers reportedly considering pausing high-end Ultra models PhoneArena The next generation of Android Ultra flagships might not see the light of day…
Read original report
Back to today's editionMore chips news

The wider picture

View all
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips01

Google Adds Cycle-Level Kernel Profiling to XProf

A developer-facing tooling improvement that directly enables better TPU utilization and kernel optimization. Practitioners building custom Pallas kernels can now see exactly where cycles are spent, shifting from guesswork to data-driven tuning.

InfoQ AI/ML
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips02

Civo unveils first of 40 planned edge data center sites across UK

Edge compute infrastructure is becoming critical for low-latency AI inference and agentic workloads. Civo's distributed network strategy reflects growing demand for regional AI compute capacity outside centralized cloud zones — a structural shift in how AI workloads are deployed.

ITPro
Paper-cut illustration of an amber microchip with circuit paths extending into a row of data-center cabinets.
AI illustration by KeyNews
Chips03

China reviews dependence on Broadcom switches in data centres

China is auditing its reliance on foreign networking hardware for AI data centers as part of a broader push to build domestic alternatives. This reshapes global compute buildout economics and chip supply chains at a moment when AI capacity is the competitive moat.

Financial Times Technology